



TWK Shark Bay DIAGRAM


01



5	4
---	---



	2	
--	---	--





[illegible]

Haswell Processor (DDR3)

03

U16C

U16D

DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

RSVD_V10 must be grounded

RSVD_R10 must be grounded


CPU SM_VREF








PROJECT : TWK
Quanta Computer Inc.

Size Custom	Document Number HAS 2/4 (DDR3 I/F)	Rev 1A
Date: Wednesday, April 23, 2014		Sheet 3 of 42


Haswell Processor (POWER)



330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity



Layout note: It is recommended to shield VIDSOUT signal by routing it in between the VIDSCLK and VIDALERT# signals.




CPU VDDQ



PROJECT : TWK
Quanta Computer Inc.

Size Custom	Document Number HAS 3/4 (POWER)	Rev 1A
Date: Wednesday, April 23, 2014		Sheet 4 of 42



The CFG signals have a default value of '1' if not terminated on the board.

CFG2 R456 *1K 4

CFG4 R457 1K 4

CFG7 R460 *1K 4


CFG5 R459 1K 4

CFG6 R466 *1K 4



```
CFG[6:5] (PCIe Port Bifurcation Straps)
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```

Lynx Point (DMI, FDI, PM)

U21C








5/16 for DS3



5/16 for DS3




5/16 for DS3







Lynx Point (DDI)

U21D



PD Res place close to PCH

PCH to Res routing 37.5 ohm Impedance.
Res to connector filter routing 50ohm Impedance.

PCH Nut: QCI P/N: MBUL1001010 (Location:H13,H14)

System PWR_OK (CLG)

PROJECT : TWK
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 1/6 (DMI/FDI/VIDEO)	1A
Date: Wednesday, April 23, 2014	Sheet 6 of 42	

On Die DSW VR Enable
High = Enable (Default)
Low = Disable

Lynx Point (HDA, JTAG, SATA)

U21A

RTC

LPC

IHDA


SATA

JTAG


SPI

Connections:


- CLKGEN_RTC_X1** (B5) to **RTCX1** (B4)
- RTCX1** (B4) to **RTCX2** (D9)
- RTCX2** (D9) to **RTCRST#** (B6)
- RTCRST#** (B6) to **SM_INTRUDER#** (A8)
- SM_INTRUDER#** (A8) to **INTRUDER#** (G10)
- INTRUDER#** (G10) to **INTVRMEN** (B25)
- INTVRMEN** (B25) to **HDA_BCLK** (A22)
- HDA_BCLK** (A22) to **HDA_SYNC** (AL10)
- HDA_SYNC** (AL10) to **SPKR** (C24)
- SPKR** (C24) to **HDA_RST#** (L22)
- HDA_RST#** (L22) to **HDA_SDI0** (K22)
- HDA_SDI0** (K22) to **HDA_SDI1** (G22)
- HDA_SDI1** (G22) to **HDA_SDI2** (F22)
- HDA_SDI2** (F22) to **HDA_SDI3** (A24)
- HDA_SDI3** (A24) to **HDA_SDO** (B17)
- HDA_SDO** (B17) to **HDA_DOCK_EN# / GPIO33** (C22)
- HDA_DOCK_EN# / GPIO33** (C22) to **HDA_DOCK_RST# / GPIO13** (C22)
- HDA_DOCK_RST# / GPIO13** (C22) to **JTAG_TCK** (AB3)
- JTAG_TCK** (AB3) to **JTAG_TMS** (AD1)
- JTAG_TMS** (AD1) to **JTAG_TDI** (AE2)
- JTAG_TDI** (AE2) to **JTAG_TDO** (F8)
- JTAG_TDO** (F8) to **TP22** (TP20)
- TP22** (TP20) to **TP36** (AB6)
- TP36** (AB6) to **SPI_CLK** (AJ11)
- SPI_CLK** (AJ11) to **SPI_CS0#** (AJ7)
- SPI_CS0#** (AJ7) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ2) to **SPI_CS1#** (AJ10)
- SPI_CS1#** (AJ10) to **SPI_CS2#** (AJ9)
- SPI_CS2#** (AJ9) to **SPI_MOSI** (AH3)
- SPI_MOSI** (AH3) to **SPI_MISO** (AJ4)
- SPI_MISO** (AJ4) to **SPI_IO3** (AJ2)
- SPI_IO3** (AJ



HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)

Vender	Size	P/N
AMIC	2MB	AKE38ZN0803 (AMIC A25QE16M-F/Q (QE))
Winbond	2MB	AKE38FP0N03 (Winbond W25Q16DVSSIQ)
Socket		DFHS08FS023




PROJECT : TWK
Quanta Computer Inc.

Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 1A
Date: Wednesday, April 23, 2014	Sheet 7 of 42	

PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (Int PU)							
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	0 = Disable 1 = Enable							
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)							
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>0</td><td>SPI LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	0	SPI LPC	<p>[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#</p>
GNT1#	GNT0#	Boot Location								
1	0	SPI LPC								
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK								
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V							
HDA_SDO	Flash Descriptor Security	PWROK	0 = Security Effect (Int PD) 1 = Can be Overridden							
GPIO8	RSVD	RSMRST#	Internal PU							
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Int PU)							
SPL_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable							
SUSCLK / GPIO62	On-die PLL Voltage Regulator	PWROK	0 = Disable 1 = Enable (Int PU)							

Lynx Point (GPIO,VSS_NCTF,RSVD)




+3V_DEEP_SUS [6,7,8,10,26]
+3V55 [2,6,7,10,26,28,29,31,33,35,36,41]
+3V [2,6,7,8,10,12,13,14,17,18,21,22,23,24,25,26,27,29,30,31,36,37,39]
+5V55 [25,28,29,33,34,35,36,37,38,39,40]


PCH MISC PU/PD




MFG-TEST






Swap GPIO




GPIO Pull-up/Pull-down(CLG)




DGPU_PWROK UMA=0




BIOS_RESP



SV Detect




DGPU_OPT_DIS# GPIO70 Optimus=0, Dis only=1




SATA3GP/GPIO37 TLS Confidentiality



GPIO36 Internal PD



GFX Present GPIO39 Optimus=1, UMA=0



PROJECT : TWK
Quanta Computer Inc.

Size Custom Document Number PCH 4/6 (GPIO/MISC) Rev 1A
Date: Wednesday, April 23, 2014 Sheet 9 of 42


HSW BOARD ID SETTING



BOARD_ID0	GPIO44	MODEL BIT0
BOARD_ID1	GPIO45	MODEL BIT1
BOARD_ID2	GPIO46	MODEL BIT2
BOARD_ID3	GPIO4	MODEL BIT3
BOARD_ID4	GPIO6	MODEL BIT4
BOARD_ID5	GPIO7	No Dolby=0, Dolby=1
GPIO71	GPIO71	Reserve
GPIO35	GPIO35	Reserve
GPIO49	GPIO49	Reserve
GPIO68	GPIO68	Reserve
GPIO69	GPIO69	Reserve
DGPU_PRST#	GPIO39	Optimus=1, UMA=0
DGPU_OPT_DIS#	GPIO70	Optimus=0, Dis only=1

BOARD_ID[4:0] Model Name


00000	QLGS	[8] BOARD_ID0	BOARD_ID0
00001	TWS	[8] BOARD_ID1	BOARD_ID1
00010	TWJ	[8] BOARD_ID2	BOARD_ID2
00011	TWK	[8] BOARD_ID3	BOARD_ID3

GPIO68	Hi	Lo
	LVDS interface	eDP interface







POWER




PCH band gap Power




Lynx Point (GND)







10/4 : INTEL suggestion



Place these Caps near So-Dimm0.








Place these Caps near So-Dimm0.




PROJECT : TWK
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM0-RVS (5.2H)	Rev 1A
Date: Wednesday, April 23, 2014		Sheet 12 of 42







AM6
AN6
AP3
AN3
AN5
AL6
AK6
AJ6
AH6
AJ9
AH9
AP6
AP5
AM7
AL7
AN8
AM8
AK8
AL8

AG3
AG2
AK1
AJ1
AJ3
AJ2
AH3
AH4
AG5
AG4

AK3
AK2
AM1
AM2
AM3
AM4
AL3
AL4
AK4
AK5

AB3
AB4
AD2
AD3
AD1
AC1
AC2
AC3
AC4
AC5

AF3
AF2
AE3
AE4
AF4
AF5
AD4
AD5
AG1
AF1

AK9
AL10
AL9

AM9
AN9

I2CA_SCL
I2CA_SDA

R404
R97

2.2K 4
2.2K 4

H3 CLK 27M VGA 2

H2 XTALOUT

R96 10K 4
R400 10K 4

H1


Y1 27MHZ +/-10PPM

C117 10P/50V_4


C84 10P/50V_4


[14,15,17,18,41]

+3V_GFX
+1.05V_GFX



DV2...Change Y1 P/N and footprint
vendor suggest change C117,C84 to 10pf 1/11



		PROJECT : TWK	
		Quanta Computer Inc.	
Size A3	Document Number N14P-GT - 3/5 (Display)	Rev 1A	
Date: Wednesday, April 23, 2014	Sheet 16	of 42	



U18E
N15P-GX

[MIOA]

[MIOB]


[MISC_GPIO/I2C/JTAG/THER]

[MISC2_ROM]




Default: GDDR5 Hynix 2G VRAM

Vendor	P/N	Mfr. P/N	ROM_SI	
Samsung 2G (1.35V)	AKG5MMDT502	K4G20325FD-FC03	0x00	4.99K PD
Hynix 2Gb (1.35V)	AKG5MWUTW23	H5GC2H24BFR-T2C	0x01	10KPD
Samsung 4G (1.35V)	AKG5PGDT500	K4G41325FC-HC03	0x03	20K PD
Hynix 2Gb (1.35V)	AKG5PWUTW06	H5GC4H24MFR-T2C	0x02	15K PD




VGA_OVT# [14]

DGPU_OVT# [31]



[40] DGPU_FB_EN

Gfx SMBus Isolation

N14P-GT Q5 device ID=0x0FB4
N15P-GX-A2 device ID=0xi392

Netname	N14P-GT
ROM_SO	4.99K PU
ROM_SCLK	15K PD
STRAP0	45.3K PU
STRAP1	4.99K PD
STRAP2	24.9K PD
STRAP3	4.99K PD
STRAP4	45.3K PD

4.99K/F 4: CS24992FB26 RES CHIP 4.99K 1/16W +1%(0402)
 10K/F 4: CS31002FB26 RES CHIP 10K 1/16W +1%(0402)
 15K/F 4: CS31502FB24 RES CHIP 15K 1/16W +1%(0402)
 20K/F 4: CS32002FB29 RES CHIP 20K 1/16W +1%(0402)
 24.9K/F 4: CS32492FB16 RES CHIP 24.9K 1/16W +1%(0402)
 30.1K/F 4: CS33012FB18 RES CHIP 30.1K 1/16W +1%(0402)
 34.8K/F 4: CS33482FB22 RES CHIP 34.8K 1/16W +1%(0402)
 45.3K/F 4: CS34532FB18 RES CHIP 45.3K 1/16W +1%(0402)
 Logical Strap Bit Mapping

Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PCI_PLL_EN_TERM
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	S0R3_EXPOSED	S0R2_EXPOSED	S0R1_EXPOSED	S0R0_EXPOSED
STRAP4	RESERVED	PCI_SPEED_CFG[GE_GEW]	PCI_MAX_SPEED	DP_PLL_VDD33V

Table 9. N14P-GV/GT/GS/LP/GE GDDR5 Recommended Memories 128Mx16 Configuration



Configuration	Vendor	Strap	FBVDDQ/FBVDDQ	Manufacturer Part Number	Max Speed WCK (MHz)	Memory Date Code Minimum	Status
128Mx16 GDDR5	Hynix	0x4	1.5 V/1.5 V	H5GQ2H24A4FR-T2C	2500	11/A	Production Candidate
		0x6	1.35V/1.35V	H5GQ2H24A4FR-T2C	2000	11/A	Production Candidate
		0x5	1.5 V/1.5 V	K4G20325FD-FC04	2500	1219	Production Candidate
	Samsung	0x7	1.35V/1.35V	K4G20325FD-FC04	2000	1219	Production Candidate

GPIO ASSIGNMENTS


GPIO	Function
GPIO 0	Debug Service Header
GPIO 1	MEM_VDD_CTL/FAN_PWM
GPIO 2	LCD Brightness Control (BL_PWM)
GPIO 3	LCD Power Enable (PPEN)
GPIO 4	LCD Backlight Enable (BLEN)
GPIO 5	NVDD PWM_VID_BOOT_EN
GPIO 6	Remote Sensor Error Correction
GPIO 7	3D STEREO
GPIO 8	GPU Overtemp
GPIO 9	GPU Thermal Alert/FAN_PWM
GPIO 10	FB Vref Control
GPIO 11	NVDD PWM_VID
GPIO 12	PWR_Level AC Detect
GPIO 13	NVDD PSI
GPIO 14	FB_CLAMP_TGL_REG/HPD for IFP AB (not used)
GPIO 15	HPD for IFP C (DP)
GPIO 16	Fan PWM/MEM_VDD_CTL/NVDD PSI/FRAME LOCK
GPIO 17	HPD for IFP D (eDP)
GPIO 18	HPD for IFP E (DP)
GPIO 19	HPD for IFP F (DP)
GPIO 20	<not used>
GPIO 21	<not used>

PROJECT : TWK Quanta Computer Inc.		
Size Custom	Document Number N14P-GT - 4/5 (MISC)	Rev 1A
Date: Wednesday, April 23, 2014	Sheet 17	of 42

VDD/XVDD : 25.72A



for meet Power down sequence for +3V_GFX



[14,15,16,41]
[15,19,20,40]
[14,15,17,41]
+VGACORE
+1.05V_GFX
+1.5V_GFX
+3V

Channel 0
<0-31>Channel 0
<32-63>Channel 1
<0-31>Channel 1
<32-63>

MF=0 Non-mirrored

MF=1 Mirrored

MF=0 Non-mirrored

MF=1 Mirrored

QD16~23

QD8~15

QD48~55






QD40~47

QD0~7

QD24~31

QD32~39

QD56~63



GDDR5 Mode H Mapping

Channel	Bank	Memory
< 0-31 >	< 32-63 >	Memory
CH00	CH07	A3, BA3
CH01	CH08	A2, BA2
CH02	CH09	A1, BA1
CH03	CH10	A0, BA0
CH04	CH11	A7, BA7
CH05	CH12	A6, BA6
CH06	CH13	A5, BA5
CH07	CH14	A4, BA4
CH08	CH15	A3, BA3
CH09	CH16	A2, BA2
CH10	CH17	A1, BA1
CH11	CH18	A0, BA0
CH12	CH19	A7, BA7
CH13	CH20	A6, BA6
CH14	CH21	A5, BA5
CH15	CH22	A4, BA4
CH16	CH23	A3, BA3
CH17	CH24	A2, BA2
CH18	CH25	A1, BA1
CH19	CH26	A0, BA0
CH20	CH27	A7, BA7
CH21	CH28	A6, BA6
CH22	CH29	A5, BA5
CH23	CH30	A4, BA4
CH24	CH31	A3, BA3


[15] VMC_DQ03.0
[15] FBC_CMD019.0
[15] FBC_CMD7.0
[15] FBC_EDC7.0

Channel 0
<0-31>

MF=0 Non-mirrored

QD16~23

QD0~7




Channel 0
<32-63>

MF=1 Mirrored

QD8~15

QD24~31




Channel 1
<0-31>

MF=0 Non-mirrored

QD48~55

QD32~39






Channel 1
<32-63>

MF=1 Mirrored

QD40~47

QD56~63



GDDR5 Mode H Mapping


< 0-31 >	< 32-63 >	Memory
Cmd0	Cmd16	CS*
Cmd1	Cmd17	A3_BA3
Cmd2	Cmd18	A2_BA0
Cmd3	Cmd19	A4_BA2
Cmd4	Cmd20	A5_BA1
Cmd5	Cmd21	WE*
Cmd6	Cmd22	A7_A8
Cmd7	Cmd23	A6_A1
Cmd8	Cmd24	AB1*
Cmd9	Cmd25	A12_A10
Cmd10	Cmd26	A0_A10
Cmd11	Cmd27	AL_A9
Cmd12	Cmd28	BA0*
Cmd13	Cmd29	RST*
Cmd14	Cmd30	CKE*
Cmd15	Cmd31	CSB*

CKE* is strap pin to set ODT value of memory chip


RST PD place @ the end of daisy-chain.

HDMI PORT


close to HDMI conn





EMI request



Close to HDMI Connector





EMI request



PROJECT : TWK
Quanta Computer Inc.

Size Custom	Document Number CRT_Hole	Rev 1A
Date: Wednesday, April 23, 2014	Sheet 21 of 42	

22





RTD2136 Dual Channel only +1.2V_2136 Pine 18: keep 80 Mile Trace

IC body need GND pad






Use 1% Res on R7034

		PIN 47	
		0	1
PIN 48	0	X	EP mode
	1	ROM	EEPROM







 NB5	PROJECT : TWK Quanta Computer Inc.		
	Size Custom	Document Number RTD2136S	Rev 1A
Date: Wednesday, April 23, 2014		Sheet 22	of 42


For EDP Only: stuff Rd,Rf
 For LVDS Only use power switch: stuff Rc,Rf
 For LVDS Only non-use power switch: stuff Re



LID Switch





[2,6,7,8,9,10,12,13,14,17,18,21,22,24,25,26,27,29,30,31,36,37,39]
 [4,7,26,28,30,31,32,33]
 [7,21,25,26,29,30,36,39]
 [29,32,33,34,35,37,39,40,41]




PROJECT : TWK
Quanta Computer Inc.

Size Custom	Document Number RTS5227 & CR SOCKET	Rev 1A
Date: Wednesday, April 23, 2014	Sheet 24 of 42	








Power trace Layout 寬度> 60mil

next ver need to add 0805 0
ohm & 0.1u cap for 10/100

>60mil

+1.05V_LAN_REGOUT

```
Trace<30 mil
Width > 60 mil
```



For GbE
Stuff La, Ca ,Cb


For 10/100
NA: La, Ca ,Cb

For GbE

- * Place Cc,Cd,Ce,Cf ,Cg
close to each VDD10 pin-- 3, 8, 22, 30

For 10/100 NA Ce,Cf

- * Place Cc , Cd
close to each VDD10 pin-- 8, 30 only,



For 10/100


- * Place Cf close to each VDD10 pin-- 30 (reserve)

For 10/100

- * Stuff Ce and Cf only, close to each VDD33 pin-- 23, 32

For GIGA

- * Stuff Ca and Cb only, close to each VDD33 pin-- 11, 32




* Place Cc and Cd close to each VDD33 pin-- 23, 32

For GIGA

For 10/100

NA: Cc, Cd

Remove For Not Using SWR mode





For GiGA

For 10/100


BOT:GST5009B LF,DB0Z06LAN00

BOT: TST1284R LF DB0EL5LAN00

[2,6,7,8,9,10,12,13,14,17,18,21,22,23,24,25,26,29,30,31,36,37,39]




LAN conn




PROJECT : TWK
Quanta Computer Inc.

Size Custom	Document Number RTL 8111GS/RJ45	Rev 1A
Date: Wednesday, April 23, 2014	Sheet 27 of 42	


Charge USB/USB3.0 COMBO X1



Keyboard Connector




USB3.0 COMBO X1




PROJECT : TWK
Quanta Computer Inc.

Size Custom Document Number
NB5 USB3.0/Charge USB/KBD/
Date: Wednesday, April 23, 2014 1 Sheet 28 of 42 Rev 1A


CPU Bracket




GPU Bracket




PCH NU Screw Hold




System Screw Hold



System Pad(Top)




System Pad(Button)





Define to GND for EMI request 4/10


EMI CAP




KB LIGHT




Power Botton Connector





CPU FAN




Touch Pad Connector




SATA HDD CONNECTOR

**MINISATA**

SATA ODD Connector





Function Module connector








11/14 add
11/14 add
20140417A-Pin-30 LED ON for TWK K/B backlight control.



Vender	Size	P/N
AMIC	4MB	AKE39ZN0800 (AMIC A25QE32M-F (QE))
Winbond	4MB	AKE39FN0N01 (Winbond W25Q32FVSSIQ (QE))
Socket		DFHS08FS023





EMI request for ISN

3/18 updated

20140422A-DFADo8MR033 : EOL,
change to DFADo8MR014.

VAC= AC Adapter detection
ACAV = To indicate the adapter status.
Pin ACAV goes high when Vvac > 8.7V/13.2V & Vvac > Vichm + 0.8V the Vvac = 8,7 or 13.2V threshold can be chosen via SMbus command


C-Test Change

PC231
0.47U/25V_6

+VA


3/18 updated

DC/DC +3VS5/+5VS5



PROJECT : TWK
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	3/5VPCU(RT8243A)	1A
Date: Wednesday, April 23, 2014	Sheet 33 of 42	




+1.05V [2,4,7,9,10,29,41]





PROJECT : TWK
Quanta Computer Inc.

Size Custom	Document Number 1.05V(RT8228BZ)	Rev 1A
Date: Wednesday, April 23, 2014		Sheet 34 of 42









XE 47W CPU
VID1=1.8V
IccMax=95A
Icc_Dyn=60A
Icc_TDC=33A
R_LL=1.5m ohm
OCP~110A


—  +VCC_CORE [4,37]



PROJECT : TWK
Quanta Computer Inc.

Size Custom	Document Number NCP81151
----------------	------------------------------------


Case No.	NCP81151	Page	12
Date	Wednesday, April 23, 2014	Sheet	38 of 42



PROJECT : TWK
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+VGA POWER	A

Date: Wednesday, April 23, 2014 | Sheet 40 of 42



PROJECT : TWK
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+VGACORE (RT8208/1.8V)	1A
Date: Wednesday, April 23, 2014	Sheet 41 of 42	